

ENGINEERING SPECIFICATIONS

TFT COLOR LCD MODULE

HSD150SX84

- ✧ 15.0 inch diagonal
- ✧ TTL interface
- ✧ XGA resolution (1024x768 pixels)
- ✧ Within CFL backlight unit
- ✧ Nonglare surface type

(TENTATIVE)

HannStar Display Corporation

1.0 GENERAL DESCRIPTIONS

1.1 Introduction

HannStar Display model HSD150SX84-B is a color active matrix thin film transistor (TFT) liquid crystal display (LCD) that uses amorphous silicon TFT as a switching device. This model is composed of a TFT LCD panel, the voltage reference, common voltage, DC-DC converter, column, and row driver circuit. This TFT LCD has a 15-inch diagonally measured active display area with XGA resolution (768 vertical by 1024 horizontal pixel array).

1.2 Features

- 15" XGA TFT LCD panel
- 2 CCFLs Backlight system
- Supported XGA (V:768 lines, H:1024 pixels) resolution
- Supported to 75Hz refresh rate
- Without LCD Timing Controller

1.3 General information

Item	Specification	Unit
Outline dimension	321.0×249.0×10.5 (typ.)	mm
Display area	304.1(H) x 228.1(V) (15.0" diagonal)	mm
Number of Pixel	1024(H) x 768(V)	pixels
Pixel pitch	0.297(H) x 0.297(V)	mm
Pixel arrangement	RGB Vertical stripe	
Display color	6-bits driver	
Display mode	Normally white	
Surface treatment	Antiglare, Hard-Coating(3H)	
Weight	950 (typ.)	g
Back-light	2-CCFLs, Top & bottom edge side	
Input signal	Source and Gate Driver control signals	
Power consumption	11.0(typ.), with back light	W
Optimum viewing direction	6 o'clock	

1.4 Applications

- Desktop monitors
- Display terminals for AV applications
- Monitors for industrial applications

1.5 Mechanical Information


Item		Min.	Typ.	Max.	Unit
Module Size	Horizontal(H)	320.5	321.0	321.5	mm
	Vertical(V)	248.5	249.0	249.5	mm
	Depth(D)	--	10.5	--	mm
Weight (without inverter)		--	950	--	g

2.0 ABSOLUTE MAXIMUM RATINGS

2.1 Absolute Rating of Environment

Item	Symbol	Min.	Max.	Unit	Note
Storage temperature	T _{STG}	-20	60	°C	
Operating temperature	T _{OPR}	0	50	°C	
Vibration(non-operating)	V _{NOP}	--	1.5	G	(1)
Shock(non-operating)	S _{NOP}	--	70	G	(2)
Storage humidity	H _{STG}	10	90	%RH	(3)
Operating humidity	H _{OP}	10	80	%RH	(3)
Low pressure(operating)	P _{LOP}	697	--	HPa	(4)
Low pressure(non-operating)	P _{LNOP}	116	--	HPa	(5)

- Note (1) 5-500Hz sine wave, X,Y,Z each directions, 30 min/cycle.
 (2) 11ms, ±X, ±Y, ±Z direction, one time each. For this shock test, it is necessary to fill the silicon rubber between the shock jig as buffer.
 (3) Max wet bulb temp. =39°C
 (4) 2 hrs. (10000 feet)
 (5) 24hrs. (50000 feet)



2.2 Electrical Absolute Rating:

2.2.1 TFT LCD Module:

Item	Symbol	Condition	Value		Unit
			min.	max.	
Input Power Voltage	V_{DD}	Normal	+3.0	+3.8	V(DC)
Logic Signal input voltage	V_{SIG}	Normal	-0.3	$V_{DD} + 0.3$	V

2.2.2 Back Light Unit:

Item	Symbol	Min.	Max.	Unit	Note
Lamp voltage	V_L	0	2000	V(rms)	(1)
Lamp current	I_L	—	7.0	mA	(1)
Lamp frequency	f_L	0	100	KHz	(1)

Note: (1) Permanent damage may occur to the LCD module if beyond this specification.
Functional operation should be restricted to the conditions described under Normal Operating Conditions.

3.0 OPTICAL CHARACTERISTICS

3.1 Measuring Condition

- Measuring surrounding : dark room
- Lamp current I_{BL} : $(6.0) \pm 0.1 \text{mA}$, lamp freq. $F_L = 50 \text{KHz}$
- $V_{DD1} = 3.3 \text{V}$, $f_V = 60 \text{Hz}$, $f_{DCLK} = 32.5 \text{MHz}$
- Surrounding temperature : $25 \pm 2^\circ \text{C}$
- 30min. Warm-up time.

3.2 Measuring Equipment

- LCD-7000 of Otsuka Electric Corp., which utilized MCPD-7000 for Chromaticity and BM-5A for other optical characteristics.
- Measuring spot size : 10~12mm

3.3 Optical specification


Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Contrast		CR	$\theta=0^{\circ}$ $\phi=0^{\circ}$ Normal viewing angle	300	400	--		(1)(2)
Response time	Rising	T_R		—	TR +TF =(35)	10	msec	(1)(3)
	Falling	T_F		—		35		
White luminance (center of screen)		Y_L		200	250	--	cd/m ²	(1)
Color chromaticity (CIE1931)	Red	R _x		0.593	0.623	0.653		(1)(4)
		R _y		0.305	0.335	0.365		
	Green	G _x		0.263	0.293	0.323		
		G _y		0.569	0.599	0.629		
	Blue	B _x		0.114	0.144	0.174		
		B _y		0.083	0.113	0.143		
	White	W _x		0.280	0.310	0.340		
		W _y		0.300	0.330	0.360		
Viewing angle	Hor.	θ_L	CR>10	—	65	--		
		θ_R		—	65	--		
	Ver.	θ_H		—	45	--		
		θ_L		—	55	--		
Brightness uniformity		B _{UNI}	$\theta=0^{\circ}$	70	75	--	%	(5)
Crosstalk		CT(n)	$\phi=0^{\circ}$	—	—	1.3	%	(6)

Note (1) Definition of Viewing Angle:

The diagram shows a perspective view of a rectangular panel. A vertical dashed line represents the normal to the panel, labeled Θ_u . A horizontal dashed line represents the plane of the panel, labeled $\Phi = 0^\circ$ on the right and $\Phi = 180^\circ$ on the left. Two other positions are marked: "12' o'clock $\Phi = 90^\circ$ " at the top right and "6' o'clock $\Phi = 270^\circ$ " at the bottom left. On the panel's surface, two arcs represent viewing angles: Θ_L from the left and Θ_R from the right. An arc Θ_D is shown below the panel, representing the angle between the normal and the viewer's position.


Note (2) Definition of Contrast Ratio(CR) :

measured at the center point of panel


$$CR = \frac{\text{Luminance with all pixels white (L63)}}{\text{Luminance with all pixels black (L0)}}$$
[illegible]

[illegible]

Note (3) Definition of Response Time: Sum of T_R and T_F




Note (4) Optical characteristic measurement setup



Note (5) Definition of brightness uniformity

Luminance uniformity $= (\text{Min Luminance}) / (\text{Max Luminance}) \times 100\%$



Note (6) Definition of crosstalk CT (1) ~ CT (4)

$$CT(n) = \frac{|L(n) - LB(n)|}{L(n)} \times 100\%, n = 1 \sim 4$$


Where $L(n)$ = Luminance of point "n" at pattern A (cd/m^2), $n=1 \sim 4$

$LB(n)$ = Luminance of point "n" at pattern B (cd/m^2), $n=1 \sim 4$

The location measured will be exactly the same in both patterns.


L0: Luminance with all pixels black

L63: Luminance with all pixels white




4.0 BLOCK DIAGRAM

4.1 LCD Module Block Diagram:



4.2 Pixel Format



4.3 Relationship between Displayed Color and Input Data


	Display	MSB R5 R4 R3 R2 R1 R0	LSB G5 G4 G3 G2 G1 G0	MSB B5 B4 B3 B2 B1 B0	Gray scale level
Basic color	Black	L L L L L L L	L L L L L L L	L L L L L L L	-
	Blue	L L L L L L L	L L L L L L L	H H H H H H H	-
	Green	L L L L L L L	H H H H H H H	L L L L L L L	-
	Light Blue	L L L L L L L	H H H H H H H	H H H H H H H	-
	Red	H H H H H H H	L L L L L L L	L L L L L L L	-
	Purple	H H H H H H H	L L L L L L L	H H H H H H H	-
	Yellow	H H H H H H H	H H H H H H H	L L L L L L L	-
Gray scale of Red	White	H H H H H H H	H H H H H H H	H H H H H H H	-
	Black	L L L L L L L	L L L L L L L	L L L L L L L	L0
	Dark ↑ ↓ Light	L L L L L L L	L L L L L L L	L L L L L L L	L1
		L L L L L L L	L L L L L L L	L L L L L L L	L2
		:	:	:	L3...L60
		:	:	:	
		L L L L L L L	L L L L L L L	L L L L L L L	L61
	Red	H H H H H H H	L L L L L L L	L L L L L L L	Red L63
Gray scale of Green	Black	L L L L L L L	L L L L L L L	L L L L L L L	L0
	Dark ↑ ↓ Light	L L L L L L L	L L L L L L L	H L L L L L L	L1
		L L L L L L L	L L L L L L L	L L L L L L L	L2
		:	:	:	L3...L60
		:	:	:	
		L L L L L L L	H H H H H L L	L L L L L L L	L61
	Green	L L L L L L L	H H H H H H H	L L L L L L L	Green L63
Gray scale of Blue	Black	L L L L L L L	L L L L L L L	L L L L L L L	L0
	Dark ↑ ↓ Light	L L L L L L L	L L L L L L L	L L L L L L L	L1
		L L L L L L L	L L L L L L L	L L L L L L L	L2
		:	:	:	L3...L60
		:	:	:	
		L L L L L L L	L L L L L L L	H H H H H L L	L61
	Blue	L L L L L L L	L L L L L L L	H H H H H H H	Blue L63
Gray scale of White and Black	Black	L L L L L L L	L L L L L L L	L L L L L L L	L0
	Dark ↑ ↓ Light	L L L L L L L	L L L L L L L	H L L L L L L	L1
		L L L L L L L	L L L L L L L	L L L L L L L	L2
		:	:	:	L3...L60
		:	:	:	
		H H H H H L L	H H H H H L L	H H H H H L L	L61
	White	H H H H H H H	H H H H H H H	L H H H H H L	L62
Gray scale of White and Black	White	H H H H H H H	H H H H H H H	H H H H H H H	White L63

5.0 I/O CONNECTION PIN ASSIGNMENT

5.1 Interface FPC Connector (40-pins x 2) (Hirose: FH12-40S-0.5SH)

I/F FRC Connector (J1)			I/F FRC Connector (J2)		
Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	NC	No Connecting	1	VDD	Digital Power Input (DC +3.3V)
2	NC	No Connecting	2	VDD	Digital Power Input (DC +3.3V)
3	GND	Ground	3	GND	Ground
4	GND	Ground	4	GND	Ground
5	EB5	Even-dot Blue Data bit 5 (MSB)	5	OB5	Odd-dot Blue Data bit 5 (MSB)
6	EB4	Even-dot Blue Data bit 4	6	OB4	Odd-dot Blue Data bit 4
7	EB3	Even-dot Blue Data bit 3	7	OB3	Odd-dot Blue Data bit 3
8	EB2	Even-dot Blue Data bit 2	8	OB2	Odd-dot Blue Data bit 2
9	EB1	Even-dot Blue Data bit 1	9	OB1	Odd-dot Blue Data bit 1
10	EB0	Even-dot Blue Data bit 0 (LSB)	10	OB0	Odd-dot Blue Data bit 0 (LSB)
11	GND	Ground	11	GND	Ground
12	EG5	Even-dot Green Data bit 5 (MSB)	12	OG5	Odd-dot Green Data bit 5 (MSB)
13	EG4	Even-dot Green Data bit 4	13	OG4	Odd-dot Green Data bit 4
14	EG3	Even-dot Green Data bit 3	14	OG3	Odd-dot Green Data bit 3
15	EG2	Even-dot Green Data bit 2	15	OG2	Odd-dot Green Data bit 2
16	EG1	Even-dot Green Data bit 1	16	OG1	Odd-dot Green Data bit 1
17	EG0	Even-dot Green Data bit 0 (LSB)	17	OG0	Odd-dot Green Data bit 0 (LSB)
18	GND	Ground	18	GND	Ground
19	ER5	Even-dot Red Data bit 5 (MSB)	19	OR5	Odd-dot Red Data bit 5 (MSB)
20	ER4	Even-dot Red Data bit 4	20	OR4	Odd-dot Red Data bit 4
21	ER3	Even-dot Red Data bit 3	21	OR3	Odd-dot Red Data bit 3
22	ER2	Even-dot Red Data bit 2	22	OR2	Odd-dot Red Data bit 2
23	ER1	Even-dot Red Data bit 1	23	OR1	Odd-dot Red Data bit 1
24	ER0	Even-dot Red Data bit 0 (LSB)	24	OR0	Odd-dot Red Data bit 0 (LSB)
25	GND	Ground	25	GND	Ground
26	CPH1	Pixel Clock Input	26	CPH2	Pixel Clock Input
27	GND	Ground	27	GND	Ground
28	GND	Ground	28	GND	Ground
29	STH	Horizontal Start Pulse	29	NC	No Connecting
30	LOAD	Source Driver Latch Pulse	30	NC	No Connecting
31	POL	Source Driver Output Polarity control	31	NC	No Connecting
32	REV	Data Reverse Control Signal	32	NC	No Connecting
33	GND	Ground	33	NC	No Connecting
34	GND	Ground	34	NC	No Connecting
35	STV1	Vertical Start Pulse 1	35	NC	No Connecting
36	STV2	Vertical Start Pulse 2	36	NC	No Connecting
37	CPV	Vertical Clock Input	37	NC	No Connecting
38	OE	Gate Driver Output Enable Signal	38	NC	No Connecting
39	GND	Ground	39	GND	Ground
40	GND	Ground	40	GND	Ground

5.2 Back Light Unit (CCFL) Connectors:



CN3, 4: CCFL Power Source (BHR-03VS-1/Japan Solderless Terminal MFG Co., LTD)

Mating connector: SM02 (8.0)B-BHS-1/ Japan Solderless Terminal MFG Co., LTD

Terminal No.	Symbol	Function
1	VL	CCFL power supply (high voltage)
2	NC ¹⁾	No connection
3	GL	CCFL power supply (low voltage)

Note 1) Please connects NC pin to nothing. Don't connect it to ground nor to other signal Input. (NC pin should be open.)

6.0 ELECTRICAL CHARACTERISTICS

6.1 Electrical System of LCD Module:

Item	Symbol	Condition	Value			Unit
			Min.	Typ.	Max.	
Input Voltage	V_{DD}		+3.0	+3.3	+3.6	V(DC)
Input Rush Current	I_{rush}	$V_{DD} = +3.3V$ Each Iout = max.	1.5	—	—	A
Input Signal voltage	V_{IH}	High Level	2.4	3.3	$V_{DD}+0.2$	V
	V_{IL}	Low Level	0	—	0.9	V


6.2 Back-Light Unit:

The backlight system is an edge-lighting type with 2-CCFL (Cold Cathode Fluorescent Lamp).

The characteristics of four lamps are shown in the following tables.

Item	Symbol	Min.	Typ.	Max.	Unit	Note
Lamp current	I_L	3.0	6.0	7.0	mA(rms)	(1)
Lamp voltage	V_L	640	750	860	V(rms)	$I_L = 6.0 \text{ mA}$
Frequency	f_L	50	55	80	KHz	(2)
Lamp operating life time	Hr	30,000	40,000	—	Hours	(3)
Startup voltage	V_s	1300	—	—	V(rms)	at 25°C
		1350				at 0°C

Note: (1) Lamp current is measured with current meter for high frequency as shown below. Specified values are for a lamp.



- (2) Lamp frequency may produce interference with horizontal synchronous frequency and this may cause line flow on the display. Therefore lamp frequency shall be detached from the horizontal synchronous frequency and its harmonics as far as possible in order to avoid interference.
- (3) Life time (Hr) can be defined as the time in which it continues to operate under the condition: Temp. = $25 \pm 3^\circ\text{C}$, $I_L = 6.0\text{mA(rms.)}$ and $f_L = 50\text{ KHz}$ until one of the following event occurs:
1. When the brightness becomes 50%.
 2. When the startup voltage (V_s) at 0°C becomes higher than the maximal value of V_s specified above.

6.3 AC Electrical Characteristics:

6.3.1 AC Timing: (VDD=3.0V~3.6V, T_{OPR}=25 °C)⁵⁾

Item		Symbol	Min.	Typ.	Max.	Unit	Signals	Note			
Reference Signal (Pixel Clock)	Periodic	F1 T1=CLK T2=T1*2	50 12.5 25	65 15.384 30.769	80 20 40	MHz n-Sec n-Sec					
Reference Signal (DENB)	Line Periodic	T3=Line	526	672	900	T2		1), 2), 4)			
	Line Active	T4	512	512	512	T2					
	Line Blank	T5	14	160	388	T2					
	Frame Periodic	T6	773	806	950	Lines					
	Frame Active	T7	768	768	768	Lines					
	Frame Blank	T8	5	---	---	Lines					
Vertical Periodic	Periodic	T6	773	806	950	Lines	STV1 STV2	2)			
	Pulse Width	T9 T10	1 2	1 2	---	Lines					
	Rising Time	T11	---	40	60	n-Sec					
	Falling Time	T12	---	40	60	n-Sec					
	Set-up Time	T13	700	800	---	n-Sec					
	Hold Time	T14	700	800	---	n-Sec					
Horizontal Periodic	Period	T15	---	1	---	Lines	OE CPV LOAD STH				
	Pulse Width	T16A T16B T16C T16D	1 1 2 25	 64 30.769	 100 40	u-Sec u-Sec T2 n-Sec					
		Rising Time	T17A T17B T17C T17D	 2 2	 40 40 4 4	 60 60 60			n-Sec		
			Falling Time	T18A T18B T18C T18D	 2 2	 40 40 4 4			 60 60 60	n-Sec	
				Set-up Time	T19A T19B	7 7			10 10	---	n-Sec
	Hold Time				T20A T20B	7 7			10 10	---	n-Sec

Item		Symbol	Min.	Typ.	Max.	Unit	Signals	Note
Horizontal Periodic	Period	T21	---	2	---	Lines	POL	
	Pulse Width	T22	---	1	---	Lines		
	Rising Time	T23	7	10	---	n-Sec		
	Falling Time	T24	7	10	---	n-Sec		
	Set-up Time	T25	-5	---	---	n-Sec		
	Hold Time	T26	6	---	---	n-Sec		
Clock	Period	T2	25.00	30.769	40	n-Sec	CPH1 CPH2	3)
	Rising Time	T27	2	4	---	n-Sec		
	Falling Time	T28	2	4	---	n-Sec		
Image Data And Data Reverse Control Pin	Setup time	T29	2	---	---	n-Sec	ER(5:0) EG(5:0) EB(5:0) OR(5:0) OG(5:0) OB(5:0) REV	
	Hold time	T30	2	---	---	n-Sec		
Relative Signals	LOAD rising-STH rising	T31	2	---	---	n-Sec		
	CPV rising-LOAD rising	T32	2	4	---	u-Sec		

Note 1) Refer to VESA standard.

Note 2) In case of using the long frame period, the deterioration of display quality, noise etc. may be occurred.


Note 3) Do not fix CPH1 and CPH2 to "H" or "L" level while the V_{DD} (+3.3V) is supplied. If CPH1 and CPH2 is fixed to "H" level or "L" level for certain period while the V_{DD} (+3.3V) is supplied, the panel may be damaged.

Note 4) Do not change t3 and t6 values in the operation. When t1 or t4 is changed, the panel is displayed as black.


Note 5) Please adjust LCD operating signal timing and FL driving frequency, to optimize the display quality. There is a possibility that flicker is observed by the interference of LCD operating signal timing and FL driving condition (especially driving frequency).

6.3.2 AC Timing Charts:


(1). Reference Signal (pixel clock):




(2). Vertical Periodic (STV1, STV2, OE, CPV):




(3). Horizontal Periodic 1 (STH, CPH, DATA):



(4). Horizontal Periodic 2 (CPH, LOAD, STH, POL):



6.4 Power On / Off Sequence :



Item	Min.	Typ.	Max.	Unit	Remark
TP1	0	—	10	msec	
TP2	50	—	—	msec	
TP3	50	—	—	msec	
TP4	1	—	—	sec	
TP5	200	—	—	msec	
TP6	200	—	—	msec	

Note : (1) The supply voltage of the external system for the module input should be the same as the definition of V_{DD}.

(2) Apply the lamp voltage within the LCD operation range. When the back-light turns on before the LCD operation or the LCD turns off before the back-light turns off, the display may momentarily become white.

(3) In case of V_{DD} = off level, please keep the level of input signal on the low or keep a high impedance.


(4) T4 should be measured after the module has been fully discharged between power off and on period.

(5) Interface signal shall not be kept at high impedance when the power is on.

7.0 OUTLINE DIMENSION


7.1 Front View:

Date: 2001120



7.2 Back View:

Date: 20011120



CN1,CN2:FH12-40S-0.5SF

Note:The Module Thickness Include Connector Is 10.5(Typ.)